Laboratory report

Central Application Laboratory
C.A.B. - Elcoma

Eindhoven - the Netherlands

No: ETT 8603


Title: Stability analysis of the receiving amplifier

of the TEA 1060/61

copy: exist

Author(s): P. Sijbers

Date: 05-02-1986







PHILIPS

laboratory report

central application laboratory CAB eindhoven - the netherlands



number :

ETT8603

date: 1986-02-05

project :

pages: S1 ; R10 ;

title STABILITY ANALYSIS OF THE RECEIVING AMPLIFIER OF THE TEA1060/61

author P.J.M. Sijbers

ABSTRACT

A brief stability-analysis is given concerning the receiving amplifier of the speech/transmission circuits TEA1060/61. Both resistive and capacitive loads are considered.

It is shown that 2 small external capacitors are necessary to guarantee stability. Furthermore with a capacitive load an extra series resistor must be used for stable operation.

P.J.M.Sijbers

Appr. J.J. van der Kam

The contents of this report are not to be reproduced, in whole or in part, nor disclosed to third parties without the written consent of:

N.V. Philips' Gloeilampentabrieken - Eindhoven - The Netherlands
Product Division Electronic Components and Materials

STABILITY ANALYSIS OF THE RECEIVING AMPLIFIER OF THE TEA1060/61

1. INTRODUCTION

A brief analysis of the stability of the receiving amplifier of the electronic speech-transmission circuits TEA1060/61 is given. Gain and phase plots of the product of the forward gain and the feedback factor are used for this purpose.

Two cases are considered: -normal application with a resistive load (dynamic earpiece) -application with a capacitive load (Piezo earpiece)

2. PRINCIPLE OF THE RECEIVING AMPLIFIER

Fig.1 shows the simplified circuit diagram of the receiving amplifier.




Fig.1 Receiving amplifier of the TEA1060/61. The complementary output is not shown.

The opamp G(j@) is used as a current to voltage converter with 100% feedback. It contains a class-B output stage. A complementary receiving output is obtained by an inverter equipped with a second class-B output stage. Stability of the part with 100% feedback is considered. Only asymmetrical loads are used in the calculations.

The contents of this report are not to be reproduced, in whole or in part, nor disclosed to third parties without the written consent of N.V. Philips' Gloellampentabrieken - Eindhoven · The Netherlands Product Division Electronic Components and Materials

Open loop gain
$$G(j\omega) = \frac{G_0}{(1+j\omega T_1)(1+j\omega T_2)} \cdot \frac{Rload}{Rload + Ru}$$

in which Go = 60 dB DC open loop gain

 $1/(2\pi T_1)$ = 9 kHz First pole frequency

 $1/(2\pi T_2) = 4 \text{ MHz}$ Second pole frequency

 $R_{,,}=kT/qI$ Output resistance of the class-B output In case the output stage is not driven $R_u = 420$ Ohm (I = 60uA quiescent current of the output stage)

Feedback factor
$$k(jw) = \frac{1+j\omega R_1C_1}{1+j\omega R_1(C_1+C_2)}$$

3. STABILITY WITH RESISTIVE LOAD

A resistive load connected to the earpiece output will decrease the open loop gain. This means that the most unfavourable situation concerning stability occurs when the output is unloaded. Assume R_{1oad} is infinite, $C_1 = 0$ and $C_2 = 4pF$ (parasitic capacitance).

This results in a feedback factor $k(j\omega) = \frac{1}{1+i\omega R_1C_2}$

Now a third pole ($\omega = 1/R_1C_2$) is introduced in the loop gain G(jw).k(jw).

Fig. 3 shows $|G(j\omega)|$ and $|1/k(j\omega)|$ and the phase of $G(j\omega) \cdot k(j\omega)$. It can be seen very easily that the circuit is unstable. The phase margin at 1.8 MHz $(|G(j\omega).k(j\omega)| = 0 \text{ dB})$ is negative (-10 degrees). For this reason, external capacitors C_1 and C_2 are introduced in the normal application, resulting in a reduced feedback factor in order to increase the phase margin. Aditionally capacitor C1 determines together with R_1 the cut-off frequency for the normal straightforward gain. Capacitor C2 has no influence on the normal straight-forward gain.

Electronic components and materials



Fig. 4 shows that stability can easily be guaranteed with $C_1 = 100 \text{ pF}$ and $C_2 = 1 \text{ nF}$. Phase margin in this case is about 80 degrees.

ETT8603

In case C₁ is changed in order to obtain a different cut-off frequency, the value of C_2 must be kept at $C_2 = 10.C_1$.

4. STABILITY WITH A CAPACITIVE LOAD

Fig. 1 also shows the receiving amplifier with a capacitive load connected to the earpiece output (e.g. a Piezo transducer). A 50 nF symmetrical load can be seen as a 100 nF single ended load for both output stages.

An extra pole $\omega = 1/(R_{_{11}}C_{_{11}})$ is now introduced in the formula for the open loop gain.

$$G^{-}(j\omega) = G(j\omega) \frac{1}{1+j\omega R_{u}C_{L}} = \frac{G_{0}}{(1+j\omega T_{1})(1+j\omega T_{2})(1+j\omega R_{u}C_{L})}$$

Fig. 5 shows $|G'(j\omega)|$ and $|1/k(j\omega)|$ together with the phase of G (j w) 。k (j w) 。

It is obvious that the system will be instable. Phase margin is zero.

A resistor in series with the capacitive load will produce a zero $\omega = 1/(R_L C_L)$ in the formula for the open loop gain.

$$G^{\prime\prime}(j\omega) = \frac{G_0}{(1+j\omega T_1)(1+j\omega T_2)} \cdot \frac{1+j\omega R_L C_L}{1+j\omega (R_u+R_L)C_L}$$

Fig. 6 shows the gain and phase plots with $R_{\rm L} = 25$ Ohm. This results in a phase margin of about 45 degrees. Fig. 7 gives the result with $R_{\rm L}$ = 50 Ohm. Phase margin is about 70 degrees in this case.

When a symmetrical capacitive load is used, both output stages need a resistor in series with the capacitive load to guarantee stability. This means that a 50 nF symmetrical load needs a 50 0hm series resistor for 45 degrees phase margin. With a 100 0hm series resistor the phase margin will be about 70 degrees.

The contents of this report are not to be reproduced, in whole or in part, nor disclosed to third parties without the written consent of N.V. Philips' Gloeilampenfabrieken - Eindhoven - The Netherlands Product Division Electronic Components and Materials


Electronic components and materials



Report No.: ETT8603 Page R5


G0 = 60 dB Fp1 = 9000 Hz Fp2 = 4000 kHz CL = 0 nF RL = 0 Ohm Ru = 420 Ohm R1 = 100 kOhm

Fig.2 Open loop gain G(j\(\omega\))



G0 = 60 dB
Fp1 = 9000 Hz
Fp2 = 4000 kHz
CL = 0 nF
RL = 0 Ohm
Ru = 420 Ohm
R1 = 100 kOhm
C1 = 0 pF


Fig.3 Gain and phase plots with resistive load. without stability capacitors.



Report No.: ETT8603

GØ 60 dB Fp1 = 9000 Hz Fp2 4000 kHz CL 0 nF Ohm RL 0 420 Ohm Ru 100 kOhm R1 C1 100 pF C2 1 nF

Fig.4 Gain and phase plots with resistive load with stability capacitors.




Freq. (Hz)


GØ 60 dB 9000 Hz Fp1 = 4000 kHz Fp2 =CL 100 nF RL 0 Ohm Ru 420 Ohm R1 100 kOhm Ci 100 pF

1 nF

02


Fig.5 Gain and phase plots with capacitive load (100nF) without series resistor.





G0 = 60 dB Fp1 = 9000 Hz Fp2 = 4000 kHz CL = 100 nF RL = 25 Ohm Ru = 420 Ohm R1 = 100 kOhm C1 = 100 pF

Fig.6 Gain and phase plots with capacitive load (100nF) with 25 Ohm series resistor



G0 = 60 dB Fp1 = 9000 Hz Fp2 = 4000 kHz CL = 100 nF RL = 50 Ohm Ru = 420 Ohm R1 = 100 kOhm

100 pF

CI

Fig.7 Gain and phase plots with capacitive load (100nF) and 50 0hm series resistor.

